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1Design of a 87% Fractional Bandwidth Doherty
Power Amplifier Supported by a Simplified
Bandwidth Estimation Method
Jorge Julian Moreno Rubio, Vittorio Camarchia, Senior Member, IEEE, Marco Pirola, Member, IEEE, and
Roberto Quaglia, Member, IEEE
Abstract—This paper presents a novel technique for the design
of broadband Doherty power amplifiers, supported by a simpli-
fied approach for the initial bandwidth estimation that requires
linear simulations only. The equivalent impedance of the Doherty
inverter is determined by the value of the output capacitance of
the power device, and the Doherty combiner is designed following
this initial choice and using a microstrip network. A GaN-
based, single-input Doherty power amplifier designed adopting
this method exhibits, on a state-of-the-art bandwidth of 87% (1.5–
3.8GHz), a measured output power of around 20W with 6 dB
back-off efficiency between 33% and 55%, with a gain higher
than 10 dB. System level measurements prove the linearizability
of the designed Doherty amplifier when a modulated signal is
applied.
Index Terms—Broadband matching networks, GaN-based
FETs, Wideband microwave amplifiers.
I. INTRODUCTION
THE Doherty power amplifier (DPA) is widely adopted inmobile base-stations for its ability in amplifying modu-
lated signals with high peak-to-average power ratio (PAPR)
while maintaining high efficiency [1], [2]. Several licensed
bands are assigned to 4G systems, especially in the 1.6–
3.5GHz range, making the design of DPAs able to operate on
different bands of great interest for the provision of a single
hardware easily configurable to the specific frequency adopted
in the small cell.
Unfortunately, DPAs are affected by several bandwidth
limiting factors that extend beyond the typical broadband
matching problem in combined PAs and, as a consequence, the
scientific and industrial communities have spent a considerable
effort in investigating techniques for bandwidth improvement
in DPAs. Most of the relevant papers on this topic focus their
attention on the output combiner. The work in [3] analysed
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the impact of the output capacitance in an LDMOS DPA,
while the work in [4] focused on the impedance inverter
in a GaN DPA, proposing an alternative output combiner
for improved bandwidth. A comprehensive analysis of the
bandwidth limitations given by the output section of DPAs
was discussed in [5], where two prototypes were designed
according to a broadband matching achieved following a sim-
plified real frequency technique. The authors proposed a GaN
based 3–3.6GHz Doherty that exploited output compensation
networks [6]. In [7] the bandwidth of the classical DPA was
expanded by using a quasi-lumped quarter-wave transmission
line and the Klopfenstein taper. A modified output combiner,
based on a non-terminated branch line coupler, was proposed
in [8], and then has been improved in [9] to achieve a record
bandwidth of 83%. In [10], a broadband GaN DPA, operat-
ing on the 1.6–2.4GHz band, has been designed focusing
the attention on the auxiliary amplifier output in order to
maximize the power utilization of the adopted devices. A
“post-matching” architecture was adopted in [11], obtaining a
42% bandwidth in a 40W GaN-based DPA. The work of [12]
showed a sequential PA using a Doherty-type modulation,
achieving a 30% bandwidth adopting GaN devices. A very
recent contribution [13] has demonstrated a 50% bandwidth
DPA adopting a systematic continuous mode approach [14].
State-of-the-art bandwidth has been achieved through the use
of the so-called “Digital Doherty”, where the main and auxil-
iary input are driven with independent modulated signals [15],
[16], and proper digital signal conditioning accounts for the
output section bandwidth limitations. On the other hand, the
utilization of separated baseband processing and up-conversion
chains asks for a re-definition of the transmitter: in this
case, the pros and cons with respect to standard solutions
must be carefully evaluated. This paper presents the design,
simulation and characterization of a GaN-based 20W single-
input DPA, showing a state-of-the-art bandwidth of 2.3GHz
(87% fractional bandwidth), ranging from 1.5GHz to 3.8GHz.
The paper is organized as follows; Section II describes the
proposed new design technique, supported by a novel method
for simplified bandwidth estimation in the preliminary assess-
ment of the design; Section III describes the application of
the design technique to the specific design, while Section IV
describes the translation from ideal components to microstrip
and the simulation results. SectionV shows the measurements,
2and finally SectionVI draws some conclusions.
II. DESIGN
A. Bandwidth Estimation
The bandwidth of the DPA could be defined as the frequency
range FP on which the saturated output power POUT,sat is
larger than a target POUT,target. However, in this work, it
is also introduced FL, defined as the frequency range on
which the gain compression or expansion in the Doherty
region is lower than a target. The DPA bandwidth becomes
the intersection FP∩FL. The gain compression/expansion can
be estimated as the difference between Input power Back-Off
(IBO) and Output power Back-Off (OBO), where the back-
off is the power range between the Doherty break-point and
maximum power. This compression figure provides an initial
control on the non-linear distortion focusing on the span of the
Doherty region. It has to be recognized that DPA distortion
is also affected by other factors, as phase distortion, and in
general it is not limited to the Doherty region only, but it is
present at low power due to weak non-linear effects mainly
related to the nature of the active devices [17]–[19]. Despite
these limitations in accuracy, defining the range FL is useful
and convenient, because a first assessment of the difference
between IBO and OBO can be achieved through the approach
proposed in this paper.
Z = (ZMMZAM ZMAZAA (IM VM IAVA
Fig. 1. Basic circuit representation of the DPA output.
In fact, following these guidelines, a simplified bandwidth
estimation can be carried out by using the scheme of Fig. 1,
where the current sources IM and IA represent the main and
auxiliary device, respectively, and the 2-port Z matrix rep-
resents the output combiner, including the load. This method
allows to monitor FP and FL through the evaluation of Z, that
can be easily obtained by linear simulations running in real
time during the tuning or optimization of the circuit elements.
This initial bandwidth estimation does not need to rely on non-
linear simulation that can be used instead in a second phase
to refine the design.
Potentially, considering fundamental and harmonics would
lead to a more accurate approximation of the performance
than considering fundamental only. On the other hand, the
detection of clipping when considering harmonics is possible
but not without a significant added complexity [20]. Moreover,
the input harmonic terminations have a strong impact on the
effect of output harmonic loads, and in a broadband design
it is very difficult to ensure that input harmonics are shorted
or controlled. For these reasons, harmonics are neglected in
this simplified analysis. The AC voltage at the device drain
terminals can be evaluated as:

VM
VA

 = Z


IM
IA

 =


ZMM ZMA
ZAM ZAA




IM
IA

 .
(1)
Assuming devices with maximum current IMAX and ρIMAX
for the main and auxiliary device, respectively, then:
IM = i1MIMAX
IA = i1AρIMAXe
jφ . (2)
The current ratio factor ρ is used when a different auxiliary de-
vice size is chosen, otherwise it can be set as 1. The parameter
φ is a frequency dependent phase delay determined by input
splitting and matching, while i1M, i1A are the dimensionless
fundamental Fourier components of the current waveform at
maximum drive for the main and auxiliary, respectively. For
example, in a class B-class B Doherty, both i1M, i1A are equal
to 0.5 at each drive level, while in a more typical AB-C
configurations i1M, i1A are drive-dependent and in general not
identical. The saturated power can be estimated by imposing
the device currents at their maximum value. Ideally, with
devices without voltage limitations, this would lead to:
VM,max = IMAX
(
i1MZMM + i1AρZMAe
jφ
)
VA,max = IMAX
(
i1MZAM + i1AρZAAe
jφ
) (3)
However, in a more realistic device approximation, in order
to avoid top current clipping it is necessary to maintain the
voltage magnitude below VMAX = VDD−VK, where VDD and
VK are the drain bias and knee voltage, respectively [21]. Since
the values of the Z-matrix are fixed, the only way to reduce
voltage is by reducing the current, that is controlled by the
input drive. The effect of drive reduction can be accounted by
introducing a current reduction factor σx, where x represents
main or auxiliary stage:


σx =
VMAX
|Vx,max|
, |Vx,max| > VMAX
σx = 1, |Vx,max| ≤ VMAX.
(4)
Since we consider the main and auxiliary drive as not-
independent, the effective current reduction factor at each
frequency must be chosen as σ = min {σM, σA}. The effective
current at saturation is:
IM,sat = i1MσIMAX
IA,sat = i1AρσIMAXe
jφ,
(5)
while the effective voltage at saturation is:
VM,sat = IM,satZMM + IA,satZMA
VA,sat = IM,satZAM + IA,satZAA
(6)
Fig. 2 shows an example to clarify the role of σ.
At the Doherty breaking point, the auxiliary is turned off
(IA = 0) and the main fundamental current is reduced by a
factor γ that is related to the power back-off with a square
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Fig. 2. Graphical interpretation of the current reduction factor σ.
law, according to the simplification of [22]. For example, for
a 6 dB Doherty design, γ = 2. The voltage at the main device
is determined as:
VM,back =
IM,sat
γ
ZMM. (7)
If VM,back > VMAX, another current reduction term β must
be adopted to avoid current clipping, being:


β = VMAX|VM,back(f)| , |VM,back| > VMAX
β = 1, |VM,back| ≤ VMAX.
(8)
The effective back-off current and voltage result as:
IM,OBO = i1M
βσ
γ
IMAX
VM,OBO = i1M
βσ
γ
IMAXZMM(f).
(9)
The output power at saturation and back-off can be calculated,
assuming lossless matching networks, as:


POUT,sat =
1
2ℜ
{
VM,satI
∗
M,sat + VA,satI
∗
A,sat
}
POUT,OBO =
1
2ℜ
{
VM,OBOI
∗
M,OBO
}
.
(10)
The OBO in dB is defined as 10 log10(POUT,sat/POUT,OBO),
while the IBO can be evaluated as 20 log10(Vin,max/Vin,obo),
where Vin,max and Vin,obo are the drive voltage needed to
generate the maximum and the back-off current, respectively.
In a B-B Doherty simplification, IBO = 20 log10(γ/β). From
these results, the frequency ranges FP and FL can be derived
according to the matching strategy, i.e., to the calculated Z
matrix.
Moreover, a very rough estimation of the saturated and
back-off efficiency can also be carried out, by evaluating the
DC power consumption as:

PDC,sat = (i0M,max + i0A,max)VDDIMAX
PDC,OBO = i0M,oboVDDIMAX.
(11)
The Fourier DC current components i0M,max, i0A,max and
i0M,obo can be calculated according to the conduction angle
of the current waveform at effective maximum and back-off
conditions. For a B-B simplification, their value is:
i0M,max = i0A,max = σ
1
pi
i0M,obo =
σβ
γpi
(12)
A first estimation of the bandwidth can be applied to guide
the design of the Doherty PA by following these steps:
• Choose a Doherty combiner topology.
• Setup a linear simulation for the Z-parameters of the
combiner, including the output equivalent circuit of the
devices.
• Use the equations of this section to evaluate the figures
of merit (output power, IBO, OBO) that determine FP,
FL.
• Evaluate FP, FL and use them as goals for optimization
while tuning the combiner’s parameters.
After this procedure, the topology can be applied in a full
non-linear simulation for the refining of the Doherty design.
B. Design Strategy
In this section, we present the specific strategy adopted for
the design of the Doherty presented in this work, with the
relative bandwidth estimation. The estimation is carried out
considering as DPA approximation a class B– class B case,
that permits a further simplification with a degradation of
accuracy that we consider negligible for our purposes. The Z
can simulated or mathematically transformed from an ABCD
matrix, obtained as the cascade of the ABCD matrixes of
the building blocks composing the proposed Doherty output
combiner, see Fig. 3. Identical devices for main and auxiliary
ABCD  M
IM VM
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Additional
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Fig. 3. Block diagram of the designed DPA output.
are considered, with optimum intrinsic load Ropt, while the
load impedance at the DPA common node is RL. The cascade
of device parasitics and matching network forms an equivalent
impedance inverter, with impedance Z0 =
√
2RLRopt, on
both main (ABCDM) and auxiliary (ABCDA) branches.
On the auxiliary side, an additional 90◦ delay is needed
4(ABCDADD), with impedance 2RL, to null the impedance
inverting effect due to auxiliary device parasitics and matching
network. The choice of using a 180◦ cascade network for the
auxiliary output is driven by the difficulty, in presence of series
parasitics, of realizing a 0◦ output that would probably further
benefit the bandwidth.
COUT
LOUT
(a)
COUT
LOUT LS
COUT
(b)
q , Z1 1
q , Z2 2COUT
LOUT
(c)
Fig. 4. Design strategy: Simplified device output (a); Lumped elements
impedance inverter (b); Semi-lumped impedance inverter (c).
As shown in [6], the device output equivalent network can
be approximately considered as a current generator shunted
with an output capacitance COUT, and in series with an
output inductance LOUT, see Fig. 4(a). In our approach, the
impedance Z0 is selected as:
Z0 =
1
Y0
=
1
2πf0COUT
, (13)
where f0 is a reference frequency that corresponds to the
center frequency in a narrowband design, while it can be
optimized for bandwidth maximization in a broadband design.
The value of COUT and f0 determine univocally Z0 and, as
a consequence, RL=Z
2
0/(2Ropt). Being RL a real load, it
can be matched to the external 50Ω impedance on a very
broad bandwidth by means of multi-section matching. The Z0
impedance inverter can be implemented as a Π low pass filter,
see Fig. 4(b), completing it with a series inductance LS with
impedance value:
|ZS| = 2πf0LS = Z0 − 2πf0LOUT, (14)
and another shunt capacitor with value COUT.
In our case, a distributed solution has been preferred for
implementation in a microstrip circuit, see Fig. 4(c), using a
short piece of line with arbitrary impedance Z1 and elec-
trical length θ1 = sin
−1 (|ZS|/Z1) to implement the series
inductance, and an open stub with arbitrary impedance Z2
and electrical length θ2 = tan
−1 (Y0Z2) to implement the
shunt capacitance. ABCDM can be built by cascading the
elementary ABCD matrixes of COUT, LOUT, the series line
and the shunt stub, while the reverse order must be followed
to evaluate ABCDA.
The additional 90◦ delay line on the auxiliary side is
implemented by means of a transmission line with impedance
2RL and quarter-wave length at f0. This delay line works
as an auxiliary offset line, showing an high impedance when
the auxiliary is turned off, but not affecting the impedance
matching at saturation [23]. At the input, after a splitter with no
delay difference between the output ports, a 50Ω transmission
line on the main side imposes a φ = pi2
f
f0
to provide a perfect
phase balance of output currents at f0.
In the proposed combiner topology, the available free pa-
rameters that can be tuned or optimized to maximize the
bandwidth are f0, Z1, Z2, while the other parameters are
derived using the equations of this section.
III. SPECIFIC CASE DESIGN
The proposed power amplifier is based on the CGH40010F
GaN HEMT from Wolfspeed. The bias voltage is VDD= 28V,
and the estimated knee voltage is VK= 3V. For this design,
an optimum intrinsic load Ropt= 30Ω is selected as target for
the design, since it gives a good compromise between output
power and efficiency. However, the device is able to deliver a
maximum current IMAX = 2A, which is the parameter used
in the bandwidth estimation and design formula. The values
of equivalent output reactive components, already successfully
adopted in previous designs [6], are COUT= 1.275 pF and
LOUT= 0.653 nH.
COUT
LOUT
R =28.9 WL
Z =54W1
Main Aux.
q =33°1
Z =54 W1q =33°1
Z =31W2
q =37°2
Z =31W2q =37°2
Z =57.8WADD90°
COUT
LOUT
Fig. 5. Circuit schematic of the designed DPA output.
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Fig. 6. Z parameters vs. frequency in the specific design case. Real (a);
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The values of f0, Z1, Z2 have been tuned to maximize the
bandwidth with the goal to cover most of the LTE bands,
i.e., from 1.6GHz to 3.5GHz. The value of f0 eventually
results of 3GHz, that leads to Z0 = 41.6Ω and RL = 28.9Ω.
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The impedance of the series transmission line Z1 tends to high
values for maximum bandwidth, but it is limited in practice
by the device drain pin width, and is set at Z1= 54Ω. The
impedance of the open stub Z2 results of 31Ω. The remaining
parameters, which are obtained following the formulas of
Subsection II-B, are reported in Fig. 5, where a full diagram
of the designed DPA combiner is sketched.
After the total Z matrix is derived from the global ABCD
matrix (see Fig. 6), the values of σ, and Vsat,M = Vsat,A can
be calculated according to (4) and (6), respectively, and are
reported vs. frequency in Fig. 7.
As a successive step, β and VOBO,M are calculated accord-
ing to (8) and (9), and are reported in Fig. 8.
The maximum output power defines FP, and is re-
ported in Fig. 9. Considering an output power target of 1 dB
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Fig. 9. POUT,sat vs. frequency. The range FP is shaded.
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lower than the nominal power delivered by two devices,
i.e., POUT,target = 42 dBm, then FP = [1.35GHz,3.18GHz],
that corresponds to a relative bandwidth of 81%. The
range FL is derived looking at Fig. 10, where the dif-
ference between OBO and IBO is reported. Assuming to
be able to accept a maximum difference of 2 dB, then
FL = [1.45GHz,3.6GHz]. The alternative bandwidth estima-
tion is FP ∩ FL = [1.45GHz,3.18GHz], that corresponds to a
75% relative bandwidth.
The efficiency can be only roughly estimated, especially in
terms of absolute values, at each frequency point, as the ratio
between RF output and DC absorbed power. A reduction of
around 0.5 dB can be considered for output network losses,
while at the back-off condition another 0.5 dB can be added
to account for the early turning-on of the auxiliary device, nec-
essary to ensure reasonably flat gain response. The estimated
efficiency, at saturation and back-off, is reported in Fig. 11.
It is important to notice that this estimation is based on very
strong assupmtions, so non-linear simulations are necessary to
effectively predict the efficiency performance.
IV. MICROSTRIP DESIGN AND SIMULATIONS
The distributed elements composing the DPA output com-
biner have been substituted by microstrip elements, with a
760µm Taconic substrate (ǫr = 3.5). The overall schematic of
the DPA is shown in Fig. 12. The output matching from the
common impedance of 28.9Ω to the 50Ω is based on a 2-
section quarter-wave matching, modified to include the drain
bias feed network.
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Fig. 12. Electrical scheme of the designed DPA. Lengths and widths in mm.
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Fig. 13. Simulated load at the main device, intrinsic plane, when the auxiliary
device is turned-off, in the 1–4.5GHz band. Doherty output combiner with:
Ideal lines (black solid); Microstrip (light grey solid); Microstrip after fine
tuning with non-linear model (dark grey dashed).
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Fig. 14. CW simulated results vs. frequency.
The non-linear model of the device, provided by the
foundry, has been used in the design of the input matching
and splitter, and in the tuning of the DPA before fabrication.
In particular, the fine tuning permits to maintain the bandwidth
performance in the passage from the much simplified model of
the theory to the non-linear model. Fig. 13 compares the load
at the main device intrinsic plane, when the auxiliary is turned-
off, for different implementations of the output combiner. In
particular, it can be noticed that the translation from ideal lines
to microstrip has negligible impact on the load. Moreover,
the load trajectory of the theory-based circuit is only slightly
modified by the fine tuning of the output combiner based on
large signal simulations, meaning that it represented a good
starting point for the design.
The input matching networks of the main and auxiliary
stages are based on the same topology [24], but small dif-
ferences in the components’ values were adopted for an
optimized operation. The choice of the input splitter is critical
for its influence on bandwidth, efficiency and linearity. Since
the main goal of this design is bandwidth optimization, an
even Wilkinson divider is preferred for its ability to maintain
equal and controlled splitting on a broad band. To alleviate
the gain compression issue that arises in AB/C Doherty PAs
with same devices and even splitting [25], the auxiliary gate
bias is adjusted in non-linear simulations and brought closer
to class B than what expected from theory, thus trading-off
back-off efficiency for linearity and bandwidth. A 50Ω delay
line is inserted at the main device input to equalize the phase
delay at the common node.
The DPA simulated performance vs. CW frequency are
resumed in Fig. 14, at constant input power of 35 dBm. The
maximum output power is higher than 42 dBm from 1.5 to
4GHz, while the back-off efficiency is higher than 30% from
1.7 to 3.9GHz.
V. CHARACTERIZATION RESULTS
The scattering parameters of the fabricated DPA (picture
in Fig. 15) have been measured on the range 1–4.5GHz for
an initial assessment of the device performance. The applied
bias is VDD=28V, with main device quiescent current of
IDD=100mA, and auxiliary device gate at -5V. Fig. 16 shows
the measured and simulated S21, S11 of the DPA; the measured
gain is higher than 10 dB from 1.45GHz to 3.8GHz. The
agreement between simulations and measurements is rather
good, with a slight frequency shift to lower frequency of the
measured S21.
7TABLE I
COMPARISON WITH OTHER SINGLE-INPUT BROADBAND DOHERTY POWER AMPLIFIERS.
Measurement Unit This [4] [9] [10] [11] [12] [13]
Frequency Range GHz 1.5–3.8 1.7–2.7 1.05-2.55 1.6–2.4 1.7–2.6 2–2.7 1.65–2.75
Center Frequency GHz 2.65 2.2 1.8 2 2.15 2.35 2.2
Bandwidth GHz 2.3 1 1.5 0.8 0.9 0.7 1.1
Fractional Bandwidth % 87 45 83 40 42 30 50
Psat Max/Min dBm 43.4/42.3 45.3/42.1 41/40 43.3/42.7 46.3/44.6 42/40.5 46.3/44.5
DEOBO,6dB Max/Min % 55/33 55/30 58/35 63/55 57/47 65/36 66/52
DEsat Max/Min % 63/42 n.a. 83/45 77/72 66/57 70/58 77/60
Gain Max/Min dB 13.8/10 n.a. 12.5/10 13/11.5 14/11.8 14/8 11.7/9.3
Fig. 15. Picture of the fabricated DPA.
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Fig. 16. Scattering vs. frequency of the fabricated DPA. Measured (symbols);
simulated (solid lines); S21 (Black squares), S11 (grey circles).
The DPA has been characterized with CW single tone
input in the 1.5–3.9GHz range, with a 100MHz step. Fig. 17
summarizes the measured CW performance at saturation and
back-off, vs. CW frequency. On the 1.5–3.8GHz band the
saturated output power exceeds 42.3 dBm, with the associ-
ated efficiency in the range 42–63%. The saturated power
is considered in a range of 2–4 dB gain compression, in
order to account for the 2-dB maximum compression defined
for FL, plus the compression due to the intrinsic non-linear
behavior of the active devices. At 6 dB back-off the efficiency
remains between 33–55%, while the small signal gain is higher
than 10 dB, with a ripple of 1.9 dB. The measured results
are in good agreement with the simulation of Fig. 14, and
the achieved bandwidth is well predicted by the proposed
estimation method. Fig. 18 shows the CW power sweeps at
1.6, 2.1, 2.6 and 3.5GHz.
The measured CW results are resumed in Table I and
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Fig. 17. CW measured results vs. frequency.
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Fig. 18. CW measurements vs. output power. Efficiency (black squares); Gain
(grey circles).
compared to other broadband DPAs presented in literature.
The proposed DPA has larger bandwidth, both in absolute
and fractional terms, and similar output power and back-off
efficiency compared to the other DPAs.
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Fig. 19. Block diagram of the system level characterization setup
The DPA has been characterized with a modulated signal to
8assess its linearity and linearizability. The measurement setup
is shown in Fig. 19. The RF modulated signal is generated
by an arbitrary waveform generator (Keysight ESG4433B),
amplified by a driver amplifier, fed to the DPA and then de-
tected by a vector signal analyser (Keysight MXA N9020A). A
digital predistorter, based on a memory polynomial model [26],
is implemented in Matlab and is applied to improve linearity
and average efficiency. The predistorter has an odd polynomial
order P , and FIR filter orderM . The measured spectra, before
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Fig. 20. Measured DPA output spectrum with 7MHz channel WiMAX
signal, 9 dB PAPR. Center frequency: 2.6GHz; average output power: 34 dBm;
average efficiency: 33%. Before (black); After (grey) digital predistortion.
and after applying the predistorter, are shown in Fig. 20. At
2.6GHz center frequency, a 7MHz channel WiMAX signal
with PAPR of 9 dB has been applied, resulting in an ACPR
of 42 and 48 dB, before and after predistortion (P=5, M=2),
respectively, at an average output power of 34 dBm and
average efficiency of 33%.
VI. CONCLUSION
A state-of-the-art broadband Doherty power amplifier has
been designed using a new approach, supported by a simplified
analysis for the initial bandwidth estimation. The power ampli-
fier has been fabricated using packaged GaN HEMT devices.
On the band 1.5–3.9GHz, corresponding to a fractional band-
width of 87%, the amplifier showed a maximum output power
higher than 42.3 dBm, with a saturated efficiency between 42%
and 63%, and 6 dB back-off efficiency between 33% and 55%,
hence representing, to the best of our knowledge, the state-of-
the-art in broadband Doherty power amplifiers.
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